Voltage Controlled Oscillator (CMOS VCO) for low power Phase Lock Loop (PLL). The implemented design used a standard 0.18µm CMOS Technology with simulation CAD software mentor graphics tool and uses two models of P-channel and N-channel Mosfets Model I and II. The Model I and II of P-channel MOSFET have two parameters, wide and length of 10, 0.5 and 8, 0.2 respectively, while Model I and II of N-channel MOSFET with similar parameters have wide and length of 10, 0.5 and 8, 0.2 respectively. The experimental results presented suggests that the design exhibits VCO frequency ranging from 21MHz to 315.34 MHz at low power. The designed circuit is simulated using 180nm technology, and the results shows that the voltage drawn is around 5V supplied at VDD, and the produced current and voltage approximate the power consumption is 105.3mW. The proposed design is suitable for PLL as a frequency multiplier based on its features as presented.
I. INTRODUCTION
HASE locked loops (PLLs) are common applications for VCOs based frequency synthesizer is usually used in RF transceivers. There are three types of PLL, namely, an analog PLL, digital PLL, and all-digital PLL. A given PLL can be implemented in various different architectures. PLLs can be used as clock generator in a microprocessor, clock and data recovery in an optical transmission system, or frequency synthesizer in a wireless radio. The general characteristic for VCOs used in PLLs is wide tuning range so that the entire frequency range is covered [1] .
A phase-locked loop is a control system that makes an output signal whose phase is associated to the phase of an input signal. The oscillator produces a periodic signal. The phase detector compares the phase of that signal with the phase of the input periodic signal and regulates the oscillator to keep the phases matched. Bringing the output signal back toward the input signal for comparison is called a feedback loop since the output is 'fed back' toward the input forming a loop. The most effective and direct way to reduce power dissipation in VLSI and other electronic circuits is to reduce their supply voltage because of their quadratic dependence of the power dissipation on the supply voltage.
The key metrics of a VCO consist of oscillation frequency, tuning range, phase noise, and power consumption. The voltage controlled oscillator (VCO) is a key component in successful broadband receivers, mainly in the receiver front end where noise can have a dramatic effect upon the quality of a broadband signal coming from an antenna or digital TV cable. Careful VCO design is needed to cope with tuning over a wide range of frequencies for broadband requirements. Radio frequency (RF) circuits have traditionally been implemented using integrated bipolar technology with external passive components. More recently however, RF circuits implemented using CMOS technology have been shown to provide significant cost savings compared to bipolar technologies.
A voltage controlled oscillator is a stratagem in which the oscillation frequency is controlled by voltage input. Voltage controlled oscillator (VCO) forms a key element in the design of high frequency component using phased locked loops (PLL). Voltage controlled oscillators (VCOs) are utilized in a number of requests as the sources of signal generation, as a part of data or clock recovery systems [2] . The VCO gain suggestively varies over the wide tuning range which damages the PLL performance. One elucidation is to split the tuning range into a discrete smaller band to use as a local oscillator (LO) to up-convert and down-convert the incoming RF signals. It is the purposeful block in modern RF communication systems.
II. METHODOLOGY Figure 1 shows a five stage Current-Starved VCO [3] . PMOS,M1 and NMOS,M2 operate as an inverter, while PMOS,M13 and NMOS,M14 operate as current sources. The current sources M13 and M14 limit the current available to the inverter M1 and M2; in other word, the inverter is starved for current. The MOSFETs M11 and M12 drain currents are the same and are set by the input control voltage. 
The simple way to control the charge and discharge time of an inverter is to control the current through the inverter, via a voltage controlled current source, as depicted in Fig. 2 . This current source is driven by the control voltage and the current will determine the charge up and discharge time of the inverter. This topology is called current-starved inverter, as the regular inverter is short of the current they are normally allowed to consume [5] .
According to the simulation model, M1's threshold is about 0.5 V. To ensure that the M1 working in saturated zone, it needs about 200 mV overdrive voltage. So the voltage between M1's gate and source is about 1V.
Width and length ratio of M1 in fig. 2 is calculated using equation 2. Looking at the results from Fig. 4 , the highest frequency obtained at 1.8V control voltage is 33.83MHz. Table 1 shows the transistors W/L aspect ratios of the designed 5-stage Ring VCO and the results in Table 2 shows the starting frequency from 0.4V to 1.8V control voltage. This implies that the initial setup of the MOS devices aspect ratio needs to be adjusted for VCO higher frequency. A simple 5-stage ring VCO been designed. The complete circuitry of the designed VCO has been implemented using the 0.18um CMOS technology. The simulated results of the voltage source VCO proposed is in 0.1V step change starting from 0.4 to 1.8V. This paper adopts the standard CMOS technology, therefore, the design of voltage source unit can be used for PLL and other applications that require a low power consumption VCO at frequency ranging from 22 to 315MHz.
